Want to implement Envelope detection inside FPGA using VHDL/Verilog
- or -
Post a project like this$$$
- Posted:
- Proposals: 3
- Remote
- #1423005
- Expired
Description
Experience Level: Expert
General information for the business: Project
Description of requirements/functionality: Knowledge in Signal processing, VHDL, FPGA.
Extra notes: I want to implement Envelope detection inside the FPGA. I am using Artix 7 Ac701 evaluation board for testing. I will receive the modulated signal as shown in pictures and directed to ADC and the ADC output will be the input to envelope detector design logic inside the FPGA.
Description of requirements/functionality: Knowledge in Signal processing, VHDL, FPGA.
Extra notes: I want to implement Envelope detection inside the FPGA. I am using Artix 7 Ac701 evaluation board for testing. I will receive the modulated signal as shown in pictures and directed to ADC and the ADC output will be the input to envelope detector design logic inside the FPGA.
Sai Kiran C.
0% (0)Projects Completed
-
Freelancers worked with
-
Projects awarded
0%
Last project
3 Dec 2024
Norway
New Proposal
Login to your account and send a proposal now to get this project.
Log inClarification Board Ask a Question
-
There are no clarification messages.
We collect cookies to enable the proper functioning and security of our website, and to enhance your experience. By clicking on 'Accept All Cookies', you consent to the use of these cookies. You can change your 'Cookies Settings' at any time. For more information, please read ourCookie Policy
Cookie Settings
Accept All Cookies