ADC configuration in Verilog for SDR on FPGA Zynq
- or -
Post a project like this$250
- Posted:
- Proposals: 3
- Remote
- #2635267
- Expired
Description
Experience Level: Intermediate
We are working on Software Defined Radio .For the Receiver portion we need an ADC to connect RF signal with Digital Front End.
IF is 455KHz.
Sample is of 16Bits.
Signal Level from RF Team at input will be 0dBm.
Check the ADC in RX portion in the attachment.
IF is 455KHz.
Sample is of 16Bits.
Signal Level from RF Team at input will be 0dBm.
Check the ADC in RX portion in the attachment.
Syed Adeel S.
0% (0)Projects Completed
-
Freelancers worked with
-
Projects awarded
0%
Last project
8 May 2024
United Kingdom
New Proposal
Login to your account and send a proposal now to get this project.
Log inClarification Board Ask a Question
-
There are no clarification messages.
We collect cookies to enable the proper functioning and security of our website, and to enhance your experience. By clicking on 'Accept All Cookies', you consent to the use of these cookies. You can change your 'Cookies Settings' at any time. For more information, please read ourCookie Policy
Cookie Settings
Accept All Cookies